

TABLE OF CONTENTS

<i>PREFACE</i>	v
----------------	---

KEYNOTE PAPERS

Challenges of Process Integration in Silicon-Based CMOS Technologies* Y. Nishi	3
Foundry Business and Technology Development Challenges* F.C. Tseng	11
John Bardeen and transistor physics* H. R. Huff	19

MEMORY DEVICES

Integration of Rapid Thermal Processing into DRAM Technology* R.A. Weimer	59
An Overview of FeRAM Technology for High Density Applications* C. Dehm, G. Schindler, W. Hartner, R. Bergmann, B. Hasler, I. Kasko, M. Kastner, M. Schiele, V. Weinrich and C. Mazuré	73
FEDRAM: A Capacitor-less Ferroelectric DRAM Cell* T.P. Ma and J.-P. Han	89
Process Integration Evolution in Manufacturing Technologies for Flash Memories* G. De Santi, C. Clementi and A. Rebora	93
Process Integration Trends for Embedded DRAM* H. Takato, H. Koike, T. Yoshida and H. Ishiuchi	107

Si AND SiGe EPITAXIAL TECHNOLOGIES

Silicon Epitaxy and Its Application to RF ICs* T. Ohguro, H. Naruse, H. Sugaya, S. Nakamura, N. Sugiyama, E. Morifuji, H. Kimijima, T. Yoshitomi, T. Morimoto, H.S. Momose, Y. Katsumata and H. Iwai	123
Trends in SiGe BiCMOS Process Integration* D. Hareme, S. Subbanna, J. Dunn, S.A. St Onge, G. Freeman, J. Malinowski, R. Groves, A. Joseph, D. Ahlgren, R. Johnson, M. Zierak and D. Coolbaugh	143
Super Self-Aligned Processing for Sub 0.1 μm MOS Devices Using Selective $\text{Si}_{1-x}\text{Ge}_x$ CVD T. Kikuchi, T. Yamashiro, A. Moriya, T. Noda, Y. Yamamoto, C. Deng, M. Sakuraba, T. Matsuura and J. Murota	147

GATE STACK ENGINEERING

Effect of High Temperature RTA on Precipitate Formation and the COP Dissolution	157
J.G. Park, H.P. Park, G.S. Lee, K.D. Kwack, K.B. Ryu and J.M. Park	
A Physical Model of Effective Oxide Nitride Oxide Thickness Change Due to Poly Depletion for Inter-Poly Capacitors	167
J.G. Qian and R.A. Hensley	
Low Temperature Plasma Treatment of Ta ₂ O ₅ Films for W Electrode Metal-Insulator-Metal (MIM) Capacitor	177
S.-J. Oh, J.-C. Ku, S.-B. Kim, S.-D. Kim and C.-T. Kim	
Electrical Characteristics of Ultra Thin (2.5 nm) Gate Quality LPCVD Nitride/Oxide Films	181
E. Ibok, K. Ahmed and B. Ogle	
0.13 μm CMOS Technology with Optimized Poly-Si/No-Oxide Gate Stack	193
S. Kubicek, P. Jansen, G. Badenes, M. Schaeckers, V. Koldyaev, L. Deferm, K. De Meyer, D. Kerr and A. Naem	
A Novel Method for Selective Oxidation of W/WN _x /Poly Gate Stack Using RTP ISSG Techniques	203
H.S. Joo, B. Ng, D. Lopes and G. Miner	

DEVICE ISOLATION

The Integration of Shallow Trench Isolation (STI) for High Density DRAM with 0.18 μm Technology and Beyond*	213
P. Pan, M. McQueen, K. Robinson, S. Sharan, S. Batra, R. Lane, L. Somerville and L.C. Tran	
Mechanical Stress Control for Highly Reliable Shallow Trench Structures*	223
H. Miura, N. Ishitsuka, N. Suzuki and S. Ikeda	
A New Dummy-free Shallow Trench Isolation Concept for Mixed-Signal Applications	231
G. Badenes, R. Rooyackers, E. Augendre, E. Vandamme, C. Perelló, N. Heylen, J. Grillaert and L. Deferm	
Critical States of Stress Evolution in Silicon Structures of ULSI with Shallow Trench Isolation	243
I.V. Peidous, N. Balasubramanian, E. Johnson, C.H. Gan and R. Sundaresan	
COP Induced Isolation Failures in Cz Wafers	255
G.S. Lee, K.D. Kwack, J.G. Park, J.M. Park and T.H. Shim	

DIFFUSION TECHNOLOGY AND DEVICE ENGINEERING

Mainstreaming SOI Technology for High Performance CMOS* G.G. Shahidi	267
“Deep” Junction Integration for Improved Performance and Manufacturability J. Cheek, J. Buller and D. Wristers	275
An Advanced Well Structure to Improve Latch-Up Immunity for CMOS Technology H. Puchner, N. Strelkova and S.-F. Huang	281
Method of Reducing the Pattern Effects on B Penetration and TED Effect by In-Situ Poly Deposition at Wafer Backside before Rapid Thermal Processing J.-R. Shih, J.H. Lee, B.L. Lin, S.H. Chen, H.L. Hwang, C.H. Diaz and B.K. Liew	291
Poly Gate Depletion Effect on Deep Submicrometer CMOS Q. Ye, Y. Limb, W. Berry, Y. Li, L. Do Thanh, R. Rengarajan and W. Tonti	301
An Improved and Manufacturable Process for Fabricating High Robust MOSFETs with Self-Aligned T-Shaped Gate and Air Spacers (STAIR) H.-C. Lin, M.-F. Wang, R. Lin, W.-F. Wu, C.-C. Chiou, T.-S Chao and T.-Y. Huang	311

INTERCONNECT AND BACK-END PROCESSING

Issues in Low k Dielectric Integration* J.G. Ryan, J. Hay, T. Shaw, S. Purushothaman, J. Hedrick, C. Davis, V. McGahay and R. Goldblatt	323
Fine/High Aspect Ratio of SiO ₂ Hole and Gap Etching* Y. Horiike, M. Ogata, H. Oshio, Y. Chinzei, Y. Feurprier, Y. Takamura and T. Ichiki	329
Dry Etch and Process Integration: Development of 0.18 μm Production DRAM Process * K.G. Donohoe, B.J. Howard and L. Hillyer	345
Wsi/WsiN/Poly:Si Gate CMOS Technology for 1.0 V DSPs I. Kizilyalli, J.R. Radosevich, S. Merchant, P.K. Roy, J. McKinley, S. Kuehene, J. Bevk, R. Ashton, R. Singh, H. Vaidya, R. Kohler , B. Bocian and R. Freyman	347
Precision Resistor Integration into a Submicron Silicided CMOS Technology G.L. Miles, F. Grellner and P.C. Jamison	353

Sub-Micron Thin Film Transistors with Metal Induced Lateral Crystallization	361
A.R. Joshi and K.C. Saraswat	
Sheet Resistivity Control in a Copper Dual Damascene Integration Scheme	367
K.-H. Allers, and G.R. Matusiewicz	
Authors Index	377
Subject Index	381